Design and implementation of high-radix arithmetic systems based on the SDNR/RNS data representation
Date of Award
1997
Document Type
Thesis
Publisher
Edith Cowan University
Degree Name
Bachelor of Engineering Honours
Faculty
Faculty of Science, Technology and Engineering
First Supervisor
Wojciech Kuczborski
Second Supervisor
Stefan Lachowicz
Abstract
This project involved the design and implementation of high-radix arithmetic systems based on the hybrid SDNRIRNS data representation. Some real-time applications require a real-time arithmetic system. An SDNR/RNS arithmetic system provides parallel, real-time processing. The advantages and disadvantages of high-radix SDNR/RNS arithmetic, and the feasibility of implementing SDNR/RNS arithmetic systems in CMOS VLSI technology, were investigated in this project. A common methodological model, which included the stages of analysis, design, implementation, testing, and simulation, was followed. The combination of the SDNR and RNS transforms potential complex logic networks into simpler logic blocks. It was found that when constructing a SDNRIRNS adder, factors such as the radix, digit set, and moduli must be taken into account. There are many avenues still to explore. For example, implementing other arithmetic systems in the same CMOS VLSI technology used in this project and comparing them to equivalent SDNR/RNS systems would provide a set of benchmarks. These benchmarks would be useful in addressing issues relating to relative performance.
Recommended Citation
Whyte, P. (1997). Design and implementation of high-radix arithmetic systems based on the SDNR/RNS data representation. Edith Cowan University. https://ro.ecu.edu.au/theses_hons/312